

Vinafix.com

Jedi 15"/17" Schematics

WhiskyLake - U/2GB VRAM

2019-01-03

REV : A00

DY : None Installed
UMA: UMA only installed
OPS: DISCRTE OPTIMUS installed

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

Jedi15"/17" WHL-U

Rev


A00

Date: Tuesday, January 08, 2019

Sheet 1 of 106

Jedi 15"/17" CPU 15W + GPU 25W Block Diagram

Project code: 4PD0GE010001
PCB P/N: 18718
Revision: X02



IO Board

Main Func = CPU

24 PECL_CPU
24,44,46 PROCHOT#_CPU
55 TOUCH_PANEL_INTR#
24,65 TP_WAKE_KBC#
55 TOUCH_PANEL_PD#
17 H_CUPUPWRGD

Vinafix.com







Table 7-11. PROCHOT# Routing Guidelines (Sheet 1 of 2)

Segment	Tline Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M1	MS/SL/DSL	VSS	2	38	305	1496.06	12007.9
M2	MS/SL/DSL	VSS	2	279		10984.3	
M3	MS/SL/DSL	VSS	1	76		2992.13	
M4	MS/SL/DSL	VSS	1	76		2992.13	
M5	MS/SL/DSL	VSS	1	76		2992.13	
M6	MS/SL/DSL	VSS	1	76		2992.13	
M7	MS/SL/DSL	VSS	1	76		2992.13	
M8	MS/SL/DSL	VSS	1	8		341.96	
M9	MS/SL/DSL	VSS	2	254	254	10000	10000

Topology Guidelines	
Platform resistors values	Rpu=1KΩ, Rs=500Ω, Ri+Ragent=75-200Ω, R6+Rinod=75-200Ω
Platform resistors tolerances	± 5%

DP to HDMI2.0

```

57 HDMI_DDI_TX_N0
57 HDMI_DDI_TX_P0
57 HDMI_DDI_TX_N1
57 HDMI_DDI_TX_P1
57 HDMI_DDI_TX_N2
57 HDMI_DDI_TX_P2
57 HDMI_DDI_TX_N3
57 HDMI_DDI_TX_P3
57
57 DP1_AUX_CPU_N
57 DP1_AUX_CPU_P
57
57 HDMI_HPD_CPU


```

71	DP2_D0I_TX_N0	⟨⟩
71	DP2_D0I_TX_N1	⟨⟩
71	DP2_D0I_TX_N1	⟨⟩
71	DP2_D0I_TX_N2	⟨⟩
71	DP2_D0I_TX_P2	⟨⟩
71	DP2_D0I_TX_P3	⟨⟩
71	DP2_D0I_TX_P3	⟨⟩
71	DP2_AUX_CPU_P	⟨⟩
71	DP2_AUX_CPU_N	⟨⟩
55	eDP_TX_CPU_N0	⟨⟩
55	eDP_TX_CPU_P1	⟨⟩
55	eDP_TX_CPU_N1	⟨⟩
55	eDP_TX_CPU_P1	⟨⟩
55	eDP_TX_CPU_N2	⟨⟩
55	eDP_TX_CPU_P2	⟨⟩
55	eDP_TX_CPU_N3	⟨⟩
55	eDP_TX_CPU_P3	⟨⟩
55	eDP_AUX_CPU_N	⟨⟩
55	eDP_AUX_CPU_P	⟨⟩
55	eDP_HPD_CPU	⟨⟩
71,72	DP1_HPD_CPU	⟨⟩

24 L_BKLT_EN <<<< _____
55 L_BKLT_CTRL <<<< _____
55 EDP_VDD_EN <<<< _____
5 GPP_H17_STRAP >>> _____
24 GCR_THM_DIS# >>> _____


Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. ★ 1 = Port B is detected.
DDPC_CTRLDATA	0 = Port C is not detected. ★ 1 = Port C is detected.

These two signals have weak internal pull-down.











Signal	Trace Width	Platation Spacing	Resistor Value	Length
eDP_RCOMP	5 mils	25 mils	24.9 Ω $\pm 1\%$	Max = 600 mils

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k Ω resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k Ω resistor	NC

Port C **DP for Type-C Mux**

DP for Type-C Mux





DQ Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel.
Clock (CLK and CLK#) and Strobe (DQS and DQS#) differential signal swapping within a pair is not allowed. Also differential clock pair to clock pair swapping within a channel is not allowed.

PDG: DDR/ODT


4.3 ODT Connectivity

Table 4-19. ODT Signals Connectivity Table


Processor	Memory type	Side	Signal	Rule
WHL-U	DDR4 Memory Down	Processor	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[0] connected to DRAMs' Rank0 ODT. Processor's ODT[1] connected to DRAMs' Rank1 ODT. If Rank1 not used, Processor ODT[1] not connected.
	DDR4 SODIMM	DRAMs	ODT[1:0]	
	DDR4 SODIMM	Processor	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[1:0] balls connected to DIMM ODT[1:0] balls.
	DIMMs	DIMMs	ODT[1:0]	

Note:

1. For additional ODT signal connection details reference the Customer Reference Board (CRB) schematics and board files.




Design Guideline:
SM_RCMP keep routing length less than 500 mils.





Layout Note:

close to CPU



Jed LMA/CH 2011



SVID 543019:



Figure 7-19. Routing Illustration for SVID Topology






Topology Guidelines	
SVID Signals	VIDSOUT, VIDSCK, VIDSALERT#
VIDSOUT platform resistors	Rpu1=100Ω, Rpu2=100Ω, Rs1=0Ω, Rs2=10Ω
VIDSCK platform resistors	Rpu1=Empty, Rpu2=45Ω, Rs1=0Ω, Rs2=49.9Ω
VIDSALERT# platform resistors	Rpu1=56Ω, Rpu2=Empty, Rs1=220Ω, Rs2=0Ω
Platform resistors tolerances	± 5%
Route ordering	When routing at minimum spacing route Alert between Data and Clock
Length Matching Rules	
Length Matching between VIDSOUT and VIDSCK	± 100mils

Main Func = CPU

46	VSSSA_SENSE	<<<<	_____
46	VCCSA_SENSE	<<<<	_____
46	VCCGT_SENSE	<<<	_____
46	VSSGT_SENSE	<<<	_____

Pin Number	CFL-U43E	WHL E51 Netname	WHL E52 Netname
AA9	VCCGT	VCCGT	VCCCORE
AB10	VCCGT	VCCGT	VCCCORE
AB2	VCCGT	VCCGT	VCCCORE
AB8	VCCGT	VCCGT	VCCCORE
AB9	VCCGT	VCCGT	VCCCORE
AC8	VCCGT	VCCGT	VCCCORE
AD9	VCCGT	VCCGT	VCCCORE
AE10	VCCGT	VCCGT	VCCCORE
AE8	VCCGT	VCCGT	VCCCORE
AE9	VCCGT	VCCGT	VCCCORE
AF10	VCCGT	VCCGT	VCCCORE
AF2	VCCGT	VCCGT	VCCCORE
AF8	VCCGT	VCCGT	VCCCORE
AG8	VCCGT	VCCGT	VCCCORE
AG9	VCCGT	VCCGT	VCCCORE
AH9	VCCGT	VCCGT	VCCCORE
AJ10	VCCGT	VCCGT	VCCCORE
AJ8	VCCGT	VCCGT	VCCCORE
AK2	VCCGT	VCCGT	VCCCORE
AK9	VCCGT	VCCGT	VCCCORE
AL10	VCCGT	VCCGT	VCCCORE
AL8	VCCGT	VCCGT	VCCCORE
AL9	VCCGT	VCCGT	VCCCORE
AM8	VCCGT	VCCGT	VCCCORE
V2	VCCGT	VCCGT	VCCCORE
Y10	VCCGT	VCCGT	VCCCORE
Y8	VCCGT	VCCGT	VCCCORE



Layout Placement Request

Vinafix.com

for DELL only
(Blanking)

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RSVD)

Size
A3

Document Number

Jedi15"/17" WHL-U


Rev

A00


Date: Tuesday, January 08, 2019

Sheet 9 of 106


1V_CPU_CORE



VCCGT



VCCSA



11.3.1 Whiskey Lake U 4+2 Decoupling Requirement

Table 11-1. Whiskey Lake U 4+2 Bulk Decoupling Example

Bulk Decoupling Locations	Example	Notes
VCCORE Power Plane at VR output	4x 220uF (@4.5mO ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	2x 220uF (@4.5mO ESR)	Placed at primary side near to VR output

Notes:

- These examples are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.
- Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR bandwidth. Customer should work with respective vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.

Table 11-2. Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 1 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCORE		42x 1uF 0402/0201	To be placed as close as possible to the vias that connect to the BGA pins.
		14x 10uF 0402	
		9x 22uF 0603	
		8x 10uF 0402	
VCCGT		18x 47uF 0805 (6.3V)	Place as close to the package as possible. Can be placed on as either Primary or back side cap.
	15x 22uF 0603		Place as close to the package as possible
	4x 47uF 0805 (6.3V)		
		11x 1uF 0402/0201	Place as close to the package as possible
		15x 10uF 0402	


Table 11-2. Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 2 of 2)

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCSA		4x 0402	Placeholder only.
		7x 10uF 0402	
	6x 10uF 0402		
	2x 47uF 0805 (6.3V)		
	2x 0805		
VDDQ		4x 1uF 0402/0201	Place as close to the package as possible.
		3x 10uF 0402	
	1x 22uF 0603		
	6x 10uF 0402		
VCCIO	4x 1uF 0201		Place as close to the package as possible
	6x 10uF 0402		Place as close to the package as possible
	4x 0402		Placeholder Only
VCCPLL_OC	1x 1uF 0402		Do not merge VCCPLL, VCCPLL_OC and VCCGT to any noisy and high current power rail and do not route them close/ adjacent to and reference to, any noisy and high current rail on top and bottom layers - as this may impact to PLL failing to phase lock.
VCCPLL	1x 0.1uF 0201		Place as close as possible to BGA.
	1x 1uF 0402		Place as close as possible to BGA and can be placed on as either Primary or backside cap.
	1x 0805		Placeholder Only. Can be placed on as either Primary or back side cap.
VCCGT	1x 1uF 0402		
VCCSTG	1x 1uF 0402		


Notes:

- The 6.3V voltage is for the higher capacitance retention; more 0805 components will be required for a lower voltage capacitor rating. Assumption: VR loop bandwidth ' 250kHz e.g., 1MHz switching VR
- Component placement order: Package edge > 0402 caps > 0603 caps > 0805 caps > Bulk caps > Power source



Figure 11-8. Whiskey Lake U 4+2 VCCORE Routing Guideline



<Core Design>



Main Func = MEMORY



Main Func = MEMORY

M.B.A0 5
M.B.A1 5
M.B.A2 5
M.B.A3 5
M.B.A4 5
M.B.A5 5
M.B.A6 5
M.B.A7 5
M.B.A8 5
M.B.A9 5
M.B.A10 5
M.B.A11 5
M.B.A12 5
M.B.A13 5
M.B.A14 5
M.B.A15 5
M.B.A16 5

M.B.BA0 5
M.B.BA1 5
M.B.BG0 5
M.B.BG1 5

M.B.CLK0 5
M.B.CLK90 5
M.B.CLK1 5
M.B.CLK41 5

M.B.CKE0 5
M.B.CKE1 5

M.B.CS0 5
M.B.CS#1 5

M.B.DIMB_ODT0 5
M.B.DIMB_ODT1 5

PCH_SMBDATA 12,18
PCH_SMBCLK 12,18

DDR4_DRAMRST# 5,12,13
M.B.ACT_N 5
M.B.ALERT_N 5
M.B.PARITY 5
V.SM_VREF_CNTB 5

M.B.DQ0 5
M.B.DQ1 5
M.B.DQ2 5
M.B.DQ3 5
M.B.DQ4 5
M.B.DQ5 5
M.B.DQ6 5
M.B.DQ7 5
M.B.DQ8 5
M.B.DQ9 5
M.B.DQ10 5
M.B.DQ11 5
M.B.DQ12 5
M.B.DQ13 5
M.B.DQ14 5
M.B.DQ15 5
M.B.DQ16 5
M.B.DQ17 5
M.B.DQ18 5
M.B.DQ19 5
M.B.DQ20 5
M.B.DQ21 5
M.B.DQ22 5
M.B.DQ23 5
M.B.DQ24 5
M.B.DQ25 5
M.B.DQ26 5
M.B.DQ27 5
M.B.DQ28 5
M.B.DQ29 5
M.B.DQ30 5
M.B.DQ31 5
M.B.DQ32 5
M.B.DQ33 5
M.B.DQ34 5
M.B.DQ35 5
M.B.DQ36 5
M.B.DQ37 5
M.B.DQ38 5
M.B.DQ39 5
M.B.DQ40 5
M.B.DQ41 5
M.B.DQ42 5
M.B.DQ43 5
M.B.DQ44 5
M.B.DQ45 5
M.B.DQ46 5
M.B.DQ47 5
M.B.DQ48 5
M.B.DQ49 5
M.B.DQ50 5
M.B.DQ51 5
M.B.DQ52 5
M.B.DQ53 5
M.B.DQ54 5
M.B.DQ55 5
M.B.DQ56 5
M.B.DQ57 5
M.B.DQ58 5
M.B.DQ59 5
M.B.DQ60 5

M.B.DQS_DN0 5
M.B.DQS_DN1 5
M.B.DQS_DN2 5
M.B.DQS_DN3 5
M.B.DQS_DN4 5
M.B.DQS_DN5 5
M.B.DQS_DN6 5
M.B.DQS_DN7 5

M.B.DQS_DP0 5
M.B.DQS_DP1 5
M.B.DQS_DP2 5
M.B.DQS_DP3 5
M.B.DQS_DP4 5
M.B.DQS_DP5 5
M.B.DQS_DP6 5
M.B.DQS_DP7 5

Vinafix.com

1 R1301 2
SRNTKJ7-0 GP

102V_S3

1 R1301 2

SRNTKJ7-0 GP

1 R1301 2

SRNTKJ7-0 GP

1 R1301 2

SRNTKJ7-0 GP

1 R1301 2

SRNTKJ7-0 GP

1 R1301 2

SRNTKJ7-0 GP

1 R1301 2

SRNTKJ7-0 GP

1 R1301 2

SRNTKJ7-0 GP

1 R1301 2

SRNTKJ7-0 GP

1 R1301 2

SRNTKJ7-0 GP

M.B.A0 144
M.B.A1 133
M.B.A2 132
M.B.A3 131
M.B.A4 128
M.B.A5 126
M.B.A6 122
M.B.A7 122
M.B.A8 122
M.B.A9 122
M.B.A10 120
M.B.A11 119
M.B.A12 118
M.B.A13 118
M.B.A14 118
M.B.A15 116
M.B.A16 116
M.B.BA0 150
M.B.BA1 148
M.B.BG0 115
M.B.BG1 113

M.B.CLK0 137
M.B.CLK90 138
M.B.CLK1 138
M.B.CLK41 140
M.B.CKE0 109
M.B.CKE1 110
M.B.CS0 149
M.B.CS#1 150
M.B.DIMB_ODT0 155
M.B.DIMB_ODT1 161
PCH_SMBDATA 254
PCH_SMBCLK 253
DDR_DRAMRST# 109
M.B.ACT_N 114
M.B.ALERT_N 116
M.B.PARITY 116
M.B.VREF_CNTB 143
M.B.VREF_CA_DMB 161

M.B.DQ0 256
M.B.DQ1 260
M.B.DQ2 260
M.B.DQ3 260
M.B.DQ4 260
M.B.DQ5 260
M.B.DQ6 260
M.B.DQ7 260
M.B.DQ8 260
M.B.DQ9 260
M.B.DQ10 260
M.B.DQ11 260
M.B.DQ12 260
M.B.DQ13 260
M.B.DQ14 260
M.B.DQ15 260
M.B.DQ16 260
M.B.DQ17 260
M.B.DQ18 260
M.B.DQ19 260
M.B.DQ20 260
M.B.DQ21 260
M.B.DQ22 260
M.B.DQ23 260
M.B.DQ24 260
M.B.DQ25 260
M.B.DQ26 260
M.B.DQ27 260
M.B.DQ28 260
M.B.DQ29 260
M.B.DQ30 260
M.B.DQ31 260
M.B.DQ32 260
M.B.DQ33 260
M.B.DQ34 260
M.B.DQ35 260
M.B.DQ36 260
M.B.DQ37 260
M.B.DQ38 260
M.B.DQ39 260
M.B.DQ40 260
M.B.DQ41 260
M.B.DQ42 260
M.B.DQ43 260
M.B.DQ44 260
M.B.DQ45 260
M.B.DQ46 260
M.B.DQ47 260
M.B.DQ48 260
M.B.DQ49 260
M.B.DQ50 260
M.B.DQ51 260
M.B.DQ52 260
M.B.DQ53 260
M.B.DQ54 260
M.B.DQ55 260
M.B.DQ56 260
M.B.DQ57 260
M.B.DQ58 260
M.B.DQ59 260
M.B.DQ60 260

M.B.DQS_DN0 111
M.B.DQS_DN1 113
M.B.DQS_DN2 113
M.B.DQS_DN3 113
M.B.DQS_DN4 113
M.B.DQS_DN5 113
M.B.DQS_DN6 113
M.B.DQS_DN7 113
M.B.DQS_DP0 111
M.B.DQS_DP1 113
M.B.DQS_DP2 113
M.B.DQS_DP3 113
M.B.DQS_DP4 113
M.B.DQS_DP5 113
M.B.DQS_DP6 113
M.B.DQS_DP7 113

Layout Placement Request


Layout Placement Request

Layout Placement Request

Layout Placement Request

Layout Placement Request

Layout Placement Request



Vinafix.com

(Blanking)

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **DDR (RSVD) (DDR4-CHA1)**

Size A4	Document Number Jedi15"/17" WHL-U	Rev A00
------------	---	-------------------

Date: Tuesday, January 08, 2019 Sheet 14 of 106

10	SPW	CCC
11	SPW	CCC
12	SPW	CCC
13	SPW	CCC
14	SPW	CCC
15	SPW	CCC
16	SPW	CCC
17	SPW	CCC
18	SPW	CCC
19	SPW	CCC
20	SPW	CCC
21	SPW	CCC
22	SPW	CCC
23	SPW	CCC
24	SPW	CCC
25	SPW	CCC
26	SPW	CCC
27	SPW	CCC
28	SPW	CCC
29	SPW	CCC
30	SPW	CCC
31	SPW	CCC
32	SPW	CCC
33	SPW	CCC
34	SPW	CCC
35	SPW	CCC
36	SPW	CCC
37	SPW	CCC
38	SPW	CCC
39	SPW	CCC
40	SPW	CCC
41	SPW	CCC
42	SPW	CCC
43	SPW	CCC
44	SPW	CCC
45	SPW	CCC
46	SPW	CCC
47	SPW	CCC
48	SPW	CCC
49	SPW	CCC
50	SPW	CCC
51	SPW	CCC
52	SPW	CCC
53	SPW	CCC
54	SPW	CCC
55	SPW	CCC
56	SPW	CCC
57	SPW	CCC
58	SPW	CCC
59	SPW	CCC
60	SPW	CCC
61	SPW	CCC
62	SPW	CCC
63	SPW	CCC
64	SPW	CCC
65	SPW	CCC
66	SPW	CCC
67	SPW	CCC
68	SPW	CCC
69	SPW	CCC
70	SPW	CCC
71	SPW	CCC
72	SPW	CCC
73	SPW	CCC
74	SPW	CCC
75	SPW	CCC
76	SPW	CCC
77	SPW	CCC
78	SPW	CCC
79	SPW	CCC
80	SPW	CCC
81	SPW	CCC
82	SPW	CCC
83	SPW	CCC
84	SPW	CCC
85	SPW	CCC
86	SPW	CCC
87	SPW	CCC
88	SPW	CCC
89	SPW	CCC
90	SPW	CCC
91	SPW	CCC
92	SPW	CCC
93	SPW	CCC
94	SPW	CCC
95	SPW	CCC
96	SPW	CCC
97	SPW	CCC
98	SPW	CCC
99	SPW	CCC
100	SPW	CCC

GPP_B14 / SPWR	Top Board Override	Rising edge of PCH_PWROK
----------------	--------------------	--------------------------



GPP_B18 / GSP10_MOSI	No Reboot	Rising edge of PCH_PWROK
----------------------	-----------	--------------------------



GPP_C2 / SMBALERT#	TLS Confidentiality	Rising edge of RSMRST#
--------------------	---------------------	------------------------




GPP_B22 / GSP12_MOSI	Root BIOS Device	Rising edge of PCH_PWROK
----------------------	------------------	--------------------------




GPP_CS / SMBALERT#	eSPI or LPC	Rising edge of RSMRST#
--------------------	-------------	------------------------



SP10_MOSI	Reserved	Rising edge of RSMRST#
-----------	----------	------------------------




GPP_D12 / ISH_SPI_MOSI / GSP12_MOSI	Reserved	Rising edge of RSMRST#
-------------------------------------	----------	------------------------




GPP_B23 / SMBALERT# / PCHHOT#	Intel® DCI-OOB	Rising edge of RSMRST#
-------------------------------	----------------	------------------------



SP10_102	Reserved	Rising edge of RSMRST#
----------	----------	------------------------




SP10_103	Reserved	Rising edge of RSMRST#
----------	----------	------------------------




HDA_SDO / I2SD0_TXD	Flash Descriptor Security Override	Rising edge of PCH_PWROK
---------------------	------------------------------------	--------------------------




GPP_E19 / DDPD_CTRLDATA / CNV_BT_IF_SELECT	Display Port B Detected	Rising edge of PCH_PWROK
--	-------------------------	--------------------------




GPP_E21 / DDPD_CTRLDATA	Display Port C Detected	Rising edge of PCH_PWROK
-------------------------	-------------------------	--------------------------




GPP_E23 / DDPD_CTRLDATA	Display Port D Detected	Rising edge of PCH_PWROK
-------------------------	-------------------------	--------------------------



GPP_H17	Reserved	Rising edge of PCH_PWROK
---------	----------	--------------------------




GPP_H21	XTAL Frequency Select	Rising edge of RSMRST#
---------	-----------------------	------------------------



GPP_F6 / CNV_RGL_DT	M.2 CNV Mode Select	Rising edge of RSMRST#
---------------------	---------------------	------------------------




INPUT3VSEL	3.0V Select	Input pin must always be driven to a valid logic level
------------	-------------	--



GP07	Reserved	Rising edge of DS1W_PWROK
------	----------	---------------------------



GPP_H23	eSPI Flash Sharing Mode	Rising edge of RSMRST#
---------	-------------------------	------------------------



LOW ONLY (PULL-UP, PULL-DOWN, OPEN, PULL-UP)



INTERNAL CHIP PWRON STRAP




```
(#545659) The xHCI controller supports USB Debug port on all USB3.0 capable ports.
```







Figure 6-1. High Speed I/O (HSIO) Lane Multiplexing in CNL / PCI-LP

Flex I/O Lane	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
High Speed I/O (HSIO) Type and Lane	USB3.1 Gen1/Gen2 #1	USB3.1 Gen1/Gen2 #2	USB3.1 Gen1/Gen2 #3	USB3.1 Gen1/Gen2 #4	USB3.1 Gen1/Gen2 #5	USB3.1 Gen1/Gen2 #6	Pcie * #7	Pcie * #8	Pcie * #9	Pcie * #10	Pcie * #11	Pcie * #12	Pcie * #13	Pcie * #14	Pcie * #15	Pcie * #16
	Pcie * #1	Pcie * #2	Pcie * #3	Pcie * #4	Pcie * #5	Pcie * #6	GBE	GBE	GBE	SATA 0	SATA 1a	SATA 1b	GBE	GBE	GBE	SATA 2
Intel® RST Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	No Support	Yes	Yes	Yes	Yes	Yes	Yes





6.3.1 PCH PCI Express* Interface Configuration Details

Figure 6-2. Supported PCH PCI Express* Link Configurations

[illegible]









Vinafix



Power switch, P/F = 0.74.01334.0093

Low Rise (0.1) = 5m (0.1)





Turn on rise time = 10us



Power switch, P/F = 0.74.01334.0093

Low Rise (0.1) = 5m (0.1)





Turn on rise time = 10us



Power switch, P/F = 0.74.01334.0093

Low Rise (0.1) = 5m (0.1)



Turn on rise time = 10us



Power switch, P/F = 0.74.01334.0093

Low Rise (0.1) = 5m (0.1)



Turn on rise time = 10us



Power switch, P/F = 0.74.01334.0093

Low Rise (0.1) = 5m (0.1)



Turn on rise time = 10us














Power switch, P/F = 0.74.01334.0093

Low Rise (0.1) = 5m (0.1)



Turn on rise time = 10us





Main Func = PCH

[illegible]




Main Func = PCH



79.86		GCE_FB_EN	<<<	_____
55		GPU_C2_SDA_P1	<<<	_____
55		CPU_C2_SCL_P1	<<<	_____
55.66		CPU_C2_SDA_P0	<<<	_____
55.66		CPU_C2_SCL_P0	<<<	_____
55		DSC_PIXEL_EN	<<<	_____
68		UART_2_CTWD_DTWD	<<<	_____
68		UART_2_CTWD_DTWD	<<<	_____
24		SIO_EXT_WAKE#	<<<	_____
	65	IBO_DET#	<<<	_____
24.66.69		LIO_CL_SHD#	<<<	_____
	55	GSEN_INT1	>>>	_____
70		GSEN2_INT1	>>>	_____
	15.25	RTC_DET#	<<<	_____
55.70		CPU_C2_SDA_SH0	<<<	_____
55.70		CPU_C2_SCL_SH0	<<<	_____
	70	FFS_INT2	<<<	_____
91		PIRQA#	<<<	_____
21		BOARD_ID2	>>>	_____
	61	CNV_BRI_RSP	<<<	_____
	15.61	CNV_RGL_DT_R	<<<	_____
	61	CNV_BRI_DT_R	<<<	_____
	61	CNV_RGL_RST	<<<	_____
76		DGPU_HOLD_RST#	>>>	_____
79		GPU_EVENT#	>>>	_____
86		DGPU_PWR_EN	>>>	_____
15		NRB_BIT	>>>	_____
15		GPP_B22_GSPH1_MOSI	>>>	_____
24		NB_MODE#	>>>	_____
24.66.69		PAE_LC_SIO_TAR#	<<<	_____
24		ISH_TARI_F_MODE#	<<<	_____






TPAD
Touch panel



PCH strap pin: `NRB_BIT`

No Reboot	Sampled at rising edge of PCH_PWROK
GSPI0_MOSI / GPP_B18	<p>0 = Disable "No Reboot" mode.</p> <p>1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.</p>


The signal has a weak internal pull-down.




Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	
BA1	NCTFVSS	Test Point (TP)	Corner BB1
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	
C1	NCTFVSS	Test Point (TP)	Corner A1
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	Corner A71
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	

#	Read ID(IMP0155)	PULL-LOW RESISTOR	PULL-UP RESISTOR	VOLTAGE
1	TED	100.0K	10.0K	1.0
2	TED	100.0K	17.8K	2.031
3	5a4317 (TMA 201)	100.0K	27.0K	2.598
4	TED	100.0K	37.4K	2.452
5	TED	100.0K	49.0K	2.201
6	5a4317 (TMA 201)	100.0K	64.9K	2.031
7	TED	100.0K	82.5K	1.825
8	TED	100.0K	100K	1.598
9	5a4317 (TMA 201)	100.0K	154K	1.209
10	TED	100.0K	200K	1.1



SPI Flash ROM(16M) for PCH



SA 1227

SPI_CLK_ROM_R R2527 SPI_CLK_ROM

SPI_SI_ROM_R R2528 SPI_SI_ROM

SPI_SO_ROM R2529 SPI_SO_ROM

SPI_WP_ROM R2530 SPI_WP_ROM


R013_CFLU_20171206
0 ohm to 33 ohm



On KBL, the VCCRTC max voltage is being reduced to minimize leakage on the ESD diodes and prevent RTC oscillator problems. Whether VCCRTC is sourced from Vbatt in G3 or VCCDSW_3p3 in Non-G3 state, platform designers must ensure the effective voltage at VCCRTC does not exceed 3.2V. The following sections will detail various options platform designers can use to achieve this new specification.


Main Func = Thermal Sensor

24 FAN_TACH1 <<< —
 24 FAN1_PWM >>> —
 16,24,79 CPU_SMB_SDA_P1 <<< —
 16,24,79 CPU_SMB_SCL_P1 <<< —
 40 PURE_HW_SHUTDOWN# <<< —
 17,61,63,66,76,91 PLTRST#_CPU >>> —
 17,24 RESET_OUT# >>> —




TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125

PWM FAN1




Close to Thermal sensor





Close to KBC

VD_IN1 for system thermal sensor



Jedi UAA/DIS 2N1

Main Func = Audio





(Blanking)

Vinafix.com

for DELL only

Main Func = Audio



Line2 ->

Line2 ->

Vinafix.com

for DELL only

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio (RSVD)

Size
A3

Document Number

Jedi15"/17" WHL-U

Rev

A00

Date: Tuesday, January 08, 2019

Sheet 30 of 106

Vinafix.com

(Blanking)

for DELL only

Jedi UMA/DIS 2N1

DELL		Wistron Corporation 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.	
Title LAN (RSVD)			
Size A2	Document Number Jedi15"/17" WHL-U		Rev A00
Date: Tuesday, January 08, 2019		Sheet 31	of 106

Vinafix.com

(Blanking)

for DELL only

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN (RSVD) (RJ45+Transformer)

Size
A3

Document Number

Jedi15"/17" WHL-U

Rev

A00

Date: Tuesday, January 08, 2019

Sheet 32 of 106

Vinafix.com

for DELL only

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB (RSVD) (USB2.0 CONN)

Size
A3

Document Number

Jedi15"/17" WHL-U

Rev

A00

Date: Tuesday, January 08, 2019

Sheet 34 of 106

Vinafix.com

for DELL only

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB (RSVD) (USB3.0 Conn)

Size

Document Number

Jedi15"/17" WHL-U

Rev

A00

Date: Tuesday, January 08, 2019

Sheet 35 of 106

Vinafix.com

for DELL only

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB (RSVD) (USB Charger)

Size
A3

Document Number

Jedi15"/17" WHL-U

Rev

A00

Date: Tuesday, January 08, 2019

Sheet 36 of 106

Vinafix.com

for DELL only

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB (RSVD) (PCIE to USB3.0)

Size
A4

Document Number

Jedi15"/17" WHL-U

Rev
A00

Date: Tuesday, January 08, 2019

Sheet 37 of 106

Vinafix.com

for DELL only

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB (RSVD) (USB3.0 Redriver)

Size
A4

Document Number

Jedi15"/17" WHL-U

Rev
A00


Date: Tuesday, January 08, 2019

Sheet 38 of 106



Vinafix.com

for DELL only

Jedi UMA/DIS 2N1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Sequence (RSVD)			
Size	Document Number	Rev	
A2	Jedi15"/17" WHL-U	A00	
Date: Tuesday, January 08, 2019		Sheet	39 of 106

5V_S0 Consumption
Peak current: 5A
3D3V_S0
3D3V_S0 Consumption
Peak current: 2.5A



EOPIO and EDRAM

+V_EDRAM_VR

Voltage = 1.0 V ± 50 mV
Imax = 3 A
TP_{RR} = 240 μs



+V_EOPIO_VR

Voltage = 1.0 V ± 50 mV
Imax = 2.8 A
TP_{RR} = 240 μs


VCCST, VCCSTG, and VCCPLL can remain powered during S4 and S5 power states for board VR optimization.

MANAGEMENT RAIL POWER GENERATION


VCCST_CPU



+VCCIO/+VCCSTG



1D2V_VCCSFR_OC



+V1.8S0

Vinafix.com

for DELL only

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Sequence (RSVD) (DS3/S0ix)

Size
A4

Document Number

Jedi15"/17" WHL-U

Rev
A00

Date: Tuesday, January 08, 2019

Sheet 41 of 106

Vinafix.com

for DELL only

Jedi UMA/DIS 2N1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshan,
Taipei Hsien 221, Taiwan, R.O.C.

Title **INT IO (RSVD)**

Size A2	Document Number Jedi15"/17" WHL-U	Rev A00
Date: Tuesday, January 08, 2019		Sheet 42 of 106

24 PS_ID <<<—



44 AC_IN# >>>—

24 AC_DIS >>>—


24,44 PBAT_CHG_SMBCLK <<<—

24,44 PBAT_CHG_SMBDAT <<<—


24,44 PBAT_PRES# <<<—




Batt Connector




Placement: Close to Batt Connector




RO13_20170822
D4304-D4306 change to ED4304-ED4306 and DY.

[illegible]



PRO-GRID RESISTANCE (G2)		DEFAULT SWITCHING PRIORITY		Autonomous changing	DEFAULT ALGIVE flag		
MIN	TYP VAL	MAX	CELL#				
			0	1	7333Hz	No	0.476
8.45					7333Hz	No	1.5
14.7					1MHz	No	1.5
21.0					2MHz	No	0.476
28.0					7333Hz	Yes	0.476
35.7					7333Hz	Yes	1.5
43.2				2	7333Hz	Yes	1.5
52.3					7333Hz	Yes	0.476
62.9					1MHz	No	0.476
71.5					2MHz	No	1.5
80.5					7333Hz	No	1.5
93.1					7333Hz	No	0.476
				3	7333Hz	No	0.476
118					7333Hz	No	1.5
133					1MHz	No	1.5
147					2MHz	No	0.476
162					7333Hz	Yes	0.476
178					7333Hz	Yes	1.5
196					7333Hz	Yes	1.5
215					7333Hz	Yes	0.476
231					1MHz	No	0.476
267					7333Hz	No	1.5
287					7333Hz	No	1.5
316					7333Hz	No	0.476
348				1	7333Hz	No	0.476




Follow customer circuits.



Follow customer circuits.




Part Reference	Internal LDO (Charger LDO)	External LDO
PC44C3	DY	Stuff
PC44C1	DY	Stuff
PC44C2	DY	Stuff
PR44C7	DY	Stuff
PR44C1	DY	Stuff
PR44C2	DY	Stuff
PR44C3	DY	Stuff
PR44C4	DY	Stuff
PR44C5	DY	Stuff
PR44C6	Stuff	DY
RL44C1	DY	Stuff
PR44A2	64.36355 6DL (565K)	64.24335 6DL (243K)
PR44A3	64.10755 6DL (107K)	64.11035 6DL (110K)
PR44B7	64.16355 6DL (165K)	64.80625 6DL (80.6K)
PR44B1	64.15035 6DL (150K)	64.15035 6DL (150K)



[illegible]

Trigger Voltage
 VDD = 5V, DIBOATOUT = 5.98V
 VDD = 5V, DIBOATOUT = 5.98V
 VDD = 5V, DIBOATOUT = 6.58V




Charger Input
 4200V μ CDC
 4200V μ CDC
 4200V μ CDC

Power
 74.0035142F
 83.0035511F
 75.27002.FTC












OFFPAGE



AOZ5038Q For VCORE

79.33612.20L
077.23361.0001



[illegible][illegible]

Vinafix.com

for DELL only

<Core Design>		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.		
Title NCP81210MN_CPU_VCCGTUS		
Size A2	Document Number Jedi15"/17" WHL-U	Rev A00
Date: Tuesday, January 08, 2019 Sheet 49 of 106		

Main Func = CPU_CORE


OFFPAGE-Signal

PWR_VCCSA_PWM >>>—
PWR_VCCSA_ISUMP <<<—
PWR_VCCSA_ISUMN <<<—
PWR_VCCSA_FCCM >>>—

OFFPAGE-GAP



A00 0103



If no need support PS4 mode
please change to ISL6208C
74.06208.B73

DCBATOUT

WHL_U42_15W
Icc(max)=6A
TDC=5A

Cyntec. 7mm x 7mm x 3mm
DCR: 4~4.2 mohm
Idc : 17.5A , Isat : 26A

1V_VCCSA

IND-D47UH-22-GP-U
68.R4710.10M
2nd = 068.R4710.1461

084.07408.0037
2nd = 084.00606.0037

084.07408.0037
2nd = 084.00606.0037

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title VCCSA		
Size A3	Document Number Jedi15"/17" WHL-U	Rev A00
Date: Wednesday, January 09, 2019	Sheet 50	of 106

Main Func = PWR.Plane.Regulator_1D0V

OFFPAGE-Signal


OFFPAGE-GAP

Vinafix.com

1D0V_S5_PWRGD <<<

3V_5V_DSW_OK >>>

AOZ2262 for 1D05V



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)
Size	Document Number	Rev	
Custom	Jedi15"/17" WHL-U	A00	
Date:	Tuesday, January 08, 2019	Sheet	52 of 106

Main Func = 1D8V


OFFPAGE-Signal

OFFPAGE-GAP

PRIM_PWRGD <<<

3V_5V_DSW_OK >>>

APL5934 for 1D8V_S5



<Core Design>



Title			(Reserved)
Size	Document Number	Rev	
A3	Jedi15"/17" WHL-U	A00	
Date:	Tuesday, January 08, 2019	Sheet	53 of 106

Main Func = 2D5V/ 1D8V

Vinafix.com

for DELL only

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A3	Jedi15"/17" WHL-U		A00
Date: Tuesday, January 08, 2019		Sheet 54 of	106








Vinafix.com

for DELL only


Jedi UMA/DIS 22N1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshan, Taipei Hsien 221, Taiwan, R.O.C.	
Title Display (CRT/IR Camera)			
Size A2	Document Number Jedi15"/17" WHL-U	Rev A00	
Date: Tuesday, January 08, 2019		Sheet 66	of 106




Main Func = HDMI



HDMI POWER



APL5934 for HDMI 1D2V



inafix.com

for DELL only

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin-Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		Display (RSVD) DP	
Size	Document Number	Rev	
Custom	Jedi15"/17" WHL-U	A00	
Date: Tuesday, January 09, 2019		Sheet 58	of 106

Vinafix.com

(Blanking)



for DELL only

Jedi UMA/DIS 2IN1




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		
Display (RSVD) DVI		
Size	Document Number	Rev
A3	Jedi15"/17" WHL-U	A00
Date:	Tuesday, January 08, 2019	Sheet 59 of 106



SATA HDD Connector



- BIOS today already check whether the device is HDD and whether it supports FFS before enabling sensor chip to trigger pin11. The plan is to add a check on the SSD path to decide if device supports SCP and notify EC whether to support SCP.




Main Func = WLAN

3.3 Peak current consumption

Name	Description	Value [mA]	Notes
Peak current	Peak current from 3.3 V supply	1360	

Layout Placement Request

AFTP TESTPOINT



Jedi UMA/DIS 2IN1

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
INT IO (WLAN M.2)			
Size	Document Number	Rev	
Custom	Jedi15"/17" WHL-U	A00	
Date:	Tuesday, January 08, 2019	Sheet 61 of	106

Vinafix.com

(Blanking)

for DELL only

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

INT IO (RSVD) WWAN

Size
A4

Document Number

Jedi15"/17" WHL-U

Rev
A00

Date: Tuesday, January 08, 2019

Sheet 62 of 106







Table 13-12. SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values

Condition	PCI Express® Gen 2 Only	PCI Express® Gen 3 Only	SATA Only	PCI Express® Gen 2 / SATA	PCI Express® Gen 3 / SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³

Notes:

- Design Constraint: For PCIe only application, please refer to the PCIe guidelines for details.
- Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitor to support the motherboard. This option supports all SATA devices. However, the Rx 10 nF capacitor can be removed if DC coupled QDs / devices are NOT used.
- Design Constraint: For PCIe® Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled QDs / Devices.**
- Design Constraint: For PCIe® Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled QDs / Devices.**
- Design Constraints, Required: Refer to the Chapter 3, "General Different Signals Design Guidelines" along with the additional guidelines in this section for all design optimization guidelines.
- Design Constraint: For PCIe® lane that needs to support either **PCIe® Gen2 devices or PCIe® Gen3 devices**, follow the PCIe® Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled QDs / Devices.**

Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform


[illegible]

Jedi UMA/DIS 2IN




24,90 CHG_AMBER_LED# >>>—
24 BATT_WHITE_LED# >>>—




Battery LED1 (AMBER_LED)
Low actived from KBC GPIO




Battery LED2 (WHITE_LED)
Low actived from KPC GPIO



16 SATA_LED# >>>—
63 SSD_LED# >>>—
24 MASK_SATA_LED# >>>—




Main Func = TPAD



Main Func = HALL SENSOR





69 LID_CL_NB# >>> _____
LID_POWER_ON# <<< _____



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Lid Wake			
Size A4	Document Number Jedi15"/17" WHL-U		Rev A00
Date: Tuesday, January 08, 2019		Sheet 67 of	106

Main Func = Debug



Jedi UMA/DIS 2IN1

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
Debug (LPC debug)

Size A4	Document Number Jedi15"/17" WHL-U	Rev A00
Date: Tuesday, January 08, 2019		Sheet 68 of 106

LID sensor

The schematic diagram illustrates the LID sensor circuit. It features two GMR1 sensors (R6904 and R6905) and two GMR2 sensors (R6906 and R6907). The GMR1 sensors are connected to LID_CL_TAB1# and LID_CL_NB1# lines. The GMR2 sensors are connected to LID_CL_TAB2# and LID_CL_NB2# lines. The circuit also includes a D6902 diode, R6903 and R6904 resistors, and GMR_VDD_R1 and GMR_VDD_R2 resistors. The output of the GMR1 sensors is connected to LID_CL_NB# and LID_CL_TAB# lines. The output of the GMR2 sensors is connected to LID_CL_NB# and LID_CL_TAB# lines. The circuit is powered by GMR_VDD_R1 and GMR_VDD_R2.



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		Sensor (RSVD)	
Size A3	Document Number Jedi15"/17" WHL-U	Rev A00	
Date: Tuesday, January 08, 2019		Sheet 69	of 106

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
-------	--

Sensor (RSVD)

Size	Document Number	Rev
------	-----------------	-----

A3	Jedi15"/17" WHL-U	A00
----	--------------------------	-----


Date: Tuesday, January 08, 2019	Sheet 69 of 106
---------------------------------	-----------------

20.55	CPU_DC_SCL_ISH0	<<>>
20.55	CPU_DC_SDA_ISH0	<<>>
20	GSEN2_INT1	<<<<
18	FFS_INT1	<<<<
20	FFS_INT2	<<<<
60	FFS_INT2_Q	<<<<


Vinafix.com

The slave address (SAD) associated to the **LNG2DM** is 010100xb. The **SD0/SA0** pad can be used to modify the least significant bit of the device address. If the SA0 pad is connected to a voltage supply, LSB is '1' (address 0101001b) or, if the SA0 pad is connected to ground, the LSB value is '0' (address 0101000b). This solution permits two different accelerometers to be connected and addressed to the same I²C lines.

Free Fall Sensor + G Sensor



Layout Placement Request



Layout Placement Request




combine G

Layout Placement Request



- Note:
- no via, trace, under the sensor (keep out area around 2mm)
 - stay away from the screw hole or metal shield soldering joints
 - design PCB pad based on our sensor LGA pad size (add 0.1mm)
 - solder stencil opening to 90% of the PCB pad size
 - mount the sensor near the center of mass of the NB as possible as you can

Please help to close with U7001



- Note:
- (1) Keep all signals are the same trace width. (included VDD, GND).
 - (2) No VIA under IC bottom.







Table 1. 4-Level Control Pin Settings





LEVEL	SETTINGS
0	Option 1: Tie 1 K Ω 5% to GND. Option 2: Tie directly to GND.
R	Tie 20 K Ω 5% to GND.
F	Float (leave pin open)
1	Option 1: Tie 1 K Ω 5% to V _{CC} . Option 2: Tie directly to V _{CC} .






Main Func = TYPEC CONNECTOR

SB Layout Placement Request

RO13_20170821 for EMI request



AFTP TESTPOINT



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

EXT IO_(TBT(3/3)/TypeC CON)

Size

Document Number

Rev

Jedi15"/17" WHL-U


A00

Date: Tuesday, January 08, 2019

Sheet 73 of 106

The schematic diagram illustrates the power management section of the ADAS1000, specifically the PD control loop and the 75.2700VTC and 75.2700VTC2 regulators. The diagram shows the following components and connections:

- PD Control Loop:** The PD control loop is implemented using the **OP27** op-amp. The non-inverting input (+) is connected to the **PD_VBUS_C_ENA** signal. The inverting input (-) is connected to the **PD_VBUS_C_CTRL1_A** signal. The output of the op-amp is connected to the **PD_VBUS_C_CTRL1_A** signal. The op-amp is powered by **25V_VCCPD_VBUS** and **25V_VCCPD_VBUS**.
- 75.2700VTC Regulator:** The **75.2700VTC** regulator is a buck converter. The input is **25V_VCCPD_VBUS**. The output is **25V_VCCPD_VBUS**. The regulator is powered by **25V_VCCPD_VBUS** and **25V_VCCPD_VBUS**.
- 75.2700VTC2 Regulator:** The **75.2700VTC2** regulator is a buck converter. The input is **25V_VCCPD_VBUS**. The output is **25V_VCCPD_VBUS**. The regulator is powered by **25V_VCCPD_VBUS** and **25V_VCCPD_VBUS**.
- Other Components:** The diagram includes various passive components such as resistors (**R7424**, **R7425**, **R7426**, **R7427**, **R7428**, **R7429**, **R7430**, **R7431**, **R7432**, **R7433**, **R7434**, **R7435**, **R7436**, **R7437**, **R7438**, **R7439**, **R7440**, **R7441**, **R7442**, **R7443**, **R7444**, **R7445**, **R7446**, **R7447**, **R7448**, **R7449**, **R7450**, **R7451**, **R7452**, **R7453**, **R7454**, **R7455**, **R7456**, **R7457**, **R7458**, **R7459**, **R7460**, **R7461**, **R7462**, **R7463**, **R7464**, **R7465**, **R7466**, **R7467**, **R7468**, **R7469**, **R7470**, **R7471**, **R7472**, **R7473**, **R7474**, **R7475**, **R7476**, **R7477**, **R7478**, **R7479**, **R7480**, **R7481**, **R7482**, **R7483**, **R7484**, **R7485**, **R7486**, **R7487**, **R7488**, **R7489**, **R7490**, **R7491**, **R7492**, **R7493**, **R7494**, **R7495**, **R7496**, **R7497**, **R7498**, **R7499**, **R7500**, **R7501**, **R7502**, **R7503**, **R7504**, **R7505**, **R7506**, **R7507**, **R7508**, **R7509**, **R7510**, **R7511**, **R7512**, **R7513**, **R7514**, **R7515**, **R7516**, **R7517**, **R7518**, **R7519**, **R7520**, **R7521**, **R7522**, **R7523**, **R7524**, **R7525**, **R7526**, **R7527**, **R7528**, **R7529**, **R7530**, **R7531**, **R7532**, **R7533**, **R7534**, **R7535**, **R7536**, **R7537**, **R7538**, **R7539**, **R7540**, **R7541**, **R7542**, **R7543**, **R7544**, **R7545**, **R7546**, **R7547**, **R7548**, **R7549**, **R7550**, **R7551**, **R7552**, **R7553**, **R7554**, **R7555**, **R7556**, **R7557**, **R7558**, **R7559**, **R7560**, **R7561**, **R7562**, **R7563**, **R7564**, **R7565**, **R7566**, **R7567**, **R7568**, **R7569**, **R7570**, **R7571**, **R7572**, **R7573**, **R7574**, **R7575**, **R7576**, **R7577**, **R7578**, **R7579**, **R7580**, **R7581**, **R7582**, **R7583**, **R7584**, **R7585**, **R7586**, **R7587**, **R7588**, **R7589**, **R7590**, **R7591**, **R7592**, **R7593**, **R7594**, **R7595**, **R7596**, **R7597**, **R7598**, **R7599**, **R7600**, **R7601**, **R7602**, **R7603**, **R7604**, **R7605**, **R7606**, **R7607**, **R7608**, **R7609**, **R7610**, **R7611**, **R7612**, **R7613**, **R7614**, **R7615**, **R7616**, **R7617**, **R7618**, **R7619**, **R7620**, **R7621**, **R7622**, **R7623**, **R7624**, **R7625**, **R7626**, **R7627**, **R7628**, **R7629**, **R7630**, **R7631**, **R7632**, **R7633**, **R7634**, **R7635**, **R7636**, **R7637**, **R7638**, **R7639**, **R7640**, **R7641**, **R7642**, **R7643**, **R7644**, **R7645**, **R7646**, **R7647**, **R7648**, **R7649**, **R7650**, **R7651**, **R7652**, **R7653**, **R7654**, **R7655**, **R7656**, **R7657**, **R7658**, **R7659**, **R7660**, **R7661**, **R7662**, **R7663**, **R7664**, **R7665**, **R7666**, **R7667**, **R7668**, **R7669**, **R7670**, **R7671**, **R7672**, **R7673**, **R7674**, **R7675**, **R7676**, **R7677**, **R7678**, **R7679**, **R7680**, **R7681**, **R7682**, **R7683**, **R7684**, **R7685**, **R7686**, **R7687**, **R7688**, **R7689**, **R7690**, **R7691**, **R7692**, **R7693**, **R7694**, **R7695**, **R7696**, **R7697**, **R7698**, **R7699**, **R7700**, **R7701**, **R7702**, **R7703**, **R7704**, **R7705**, **R7706**, **R7707**, **R7708**, **R7709**, **R7710**, **R7711**, **R7712**, **R7713**, **R7714**, **R7715**, **R7716**, **R7717**, **R7718**, **R7719**, **R7720**, **R7721**, **R7722**, **R7723**, **R7724**, **R7725**, **R7726**, **R7727**, **R7728**, **R7729**, **R7730**, **R7731**, **R7732**, **R7733**, **R7734**, **R7735**, **R7736**, **R7737**, **R7738**, **R7739**, **R7740**, **R7741**, **R7742**, **R7743**, **R7744**, **R7745**, **R7746**, **R7747**, **R7748**, **R7749**, **R7750**, **R7751**, **R7752**, **R7753**, **R7754**, **R7755**, **R7756**, **R7757**, **R7758**, **R7759**, **R7760**, **R7761**, **R7762**, **R7763**, **R7764**, **R7765**, **R7766**, **R7767**, **R7768**, **R7769**, **R7770**, **R7771**, **R7772**, **R7773**, **R7774**, **R7775**, **R7776**, **R7777**, **R7778**, **R7779**, **R7780**, **R7781**, **R7782**,



Vinafix.com

for DELL only

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

EXT IO (TYPEC Redriver/MUX)

Size
A

Document Number

Jedi15"/17" WHL-U

Rev

A00

Date: Tuesday, January 08, 2019

Sheet 75 of 106

- 79 SYS_PEX_RST_MONW >>>
- 18 GFX_CLK_CPU_F >>>
- 18 GFX_CLK_GPU_F >>>
- 20 DGPI_HOLD_RSTH >>>
- 17,26,81,83,86,91 PLTRSTH_CPU >>>
- 85 VDACORE_VDD_SENSE_1 <<<
- 85 VDACORE_GND_SENSE_1 <<<
- 18 CLK_PCIE_PEG_REQ <<<
- 16 GFX_PCIE_RX_P0 <<<
- 16 GFX_PCIE_RX_N0 <<<
- 16 GFX_PCIE_TX_P0 <<<
- 16 GFX_PCIE_TX_N0 <<<
- 16 GFX_PCIE_RX_P1 <<<
- 16 GFX_PCIE_RX_N1 <<<
- 16 GFX_PCIE_TX_P1 <<<
- 16 GFX_PCIE_TX_N1 <<<
- 16 GFX_PCIE_RX_P2 <<<
- 16 GFX_PCIE_RX_N2 <<<
- 16 GFX_PCIE_TX_P2 <<<
- 16 GFX_PCIE_TX_N2 <<<
- 16 GFX_PCIE_RX_P3 <<<
- 16 GFX_PCIE_RX_N3 <<<
- 16 GFX_PCIE_TX_P3 <<<
- 16 GFX_PCIE_TX_N3 <<<




Figure 11. GC6 2.1 High-Level Signal Connections Concept (w/o GPIO Swizzling)

Note: It is critical that the GPU's OVERT output be routed directly to the voltage regulator complex enable (EN) input so that the GPU can trigger a shutdown.





Table 6. PEX Core and IO Supply Decoupling and Filtering

GPU	Capacitor Type	Footprint	Population	N16	N17	Location
N16 PEX_I0VDD (N17 PEX_DVDD) Supply Rail						
GB28-44, GB2C-44	1.0 uF	X65	0402	1	1	Under GPU
	4.7 uF	X65	0603	0	1	Under GPU
	4.7 uF	X65	0603	0	2	Near GPU
	10 uF	X65	0805	0	2	Midway between GPU and Power Supply
	22 uF	X65	0805	0	1	Midway between GPU and Power Supply
N16 PEX_I0VDD (N17 PEX_IHVDD) Supply Rail						
GB28-44, GB2C-44	1.0 uF	X65	0402	1	4	Under GPU
	4.7 uF	X65	0603	1	2	Near GPU
	10 uF	X65	0805LP	1	2	Midway between GPU and Power Supply
	22 uF	X65	0805LP	1	1	Midway between GPU and Power Supply


GPU	Capacitor Type	Footprint	Population	N16	N17	Location
PEX_PLT_HVDD Supply Rail						
GB28-44, GB2C-44	0.1 uF	X7R	0402	1	1	Near GPU





Jedi UMD/IS 2N1





GPU (DIGITAL 2/5)			
Jedi15"17" WHL-U			
Size A2	Document Number	Rev	A00
Date: Tuesday, January 08, 2019			



809-16877-006






20170213 N17


[illegible][illegible][illegible]

Memory Density	Aligned Memory Configuration	FEBID Config	Vendor Sampling	Manufacturer Part Number	Die Revision	Mem-IO Rate Gbps	Date Co. Yr:Qtr	Qual Pr.	T _j °C	
4 Gb	756M032 / 513106E	1.35V	Samsung	KAG50122P H-C28	B-die	Qx4	8 Gbps	N/A	Full	Substitution allowed with wafer!
			Samsung	KAG50122P H-C28	B-die	Qx4	8 Gbps	N/A	Full	Substitution allowed with wafer!
			Hiconex	M711256A2HF-70D-A	A-die	Qx1	7 Gbps	N/A	Full	Substitution allowed with wafer!
			Hiconex	M711256A2HF-80D-A	A-die	Qx4	8 Gbps	N/A	Full	Substitution allowed with wafer!
			Hynix	H5GC8Q42ABR-R0C	A-die	Dx2	7 Gbps	N/A	Full	Post production ready
			Hynix	H5GC8Q42ABR-R0C	A-die	Dx2	7 Gbps	N/A	Full	Substitution allowed with wafer!
			Hiconex	M711256A2HF-80D-B	B-die	Qx4	7 Gbps	N/A	Full	Post production ready
			Hiconex	M711256A2HF-80D-B	B-die	Qx4	8 Gbps	N/A	N/A	Substitution allowed with wafer!
			Hynix	H5GC8Q42ABR-R0C	A-die	Qx3	7 Gbps	N/A	Full	Post production ready
			Hynix	H5GC8Q42ABR-R0C	A-die	Qx3	8 Gbps	N/A	N/A	Substitution allowed with wafer!
4 Gb	128M012 / 256M016	1.35V	Hynix	H5GC8Q42ABR-R0C	A-die	Qx3	7 Gbps	N/A	Full	Production ready
			Hynix	H5GC8Q42ABR-R0C	A-die	Qx3	8 Gbps	N/A	N/A	Substitution allowed with wafer!
			Hynix	H5GC8Q42ABR-R0C	A-die	Qx3	8 Gbps	N/A	N/A	Substitution allowed with wafer!


Main Func = dGPU










Frame Buffer Partition A-Upper Half



FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPU0
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



Vinafix.com

for DELL only

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (VRAM5,6 3/4)

Size
A3

Document Number

Jedi15"/17" WHL-U

Rev

A00


Date: Tuesday, January 08, 2019


Sheet 83 of 106

Vinafix.com



for DELL only


Jedi UMA/DIS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU (VRAM7,8 4/4)			
Size	Document Number		Rev
A3	Jedi15"/17" WHL-U		A00
Date:	Tuesday, January 08, 2019		Sheet 84 of 106




Operation Phase Number	PSI Voltage Setting
1phase with DEM	0V to 0.4V
1phase with CCM	0.7V to 0.88V
2phase with DEM	1.08V to 1.35V
2phase with CCM	1.6V to 5.5V










RT5707 for 1.8V_AON_S0



dGPU Power Discharge Circuit




RT5797 for 1V_VGA_S0



1D35V_VGA_S0

SY8288RAC for 1D35V



Vinafix.com

for DELL only

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (RSVD)

Size
A3

Document Number

Jedi15"/17" WHL-U

Rev
A00

Date: Tuesday, January 08, 2019

Sheet 87 of 106

Vinafix.com

for DELL only

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

UNUSED PARTS (RSVD)

Size
A

Document Number

Jedi15"/17" WHL-U






Rev

A00

Date: Tuesday, January 08, 2019


Sheet 88 of 106

Main Func = UnusedParts




SSID = EMI


Mind the voltage rating of the caps.




SSID = RF




RF request 2018/09/28 modify



RF request 2018/09/28 modify




RF request 2018/09/28 modify




RF request 2018/09/28 modify

LCD BIST for G10 (Was test only for G9)






需確認 M-BIST for G10 (Proposed schematic)



M-BIST/ LCD BIST -1890201

Main Func = TPM

- 18,25 SPI_SO_ROM <<<
- 18,25 SPI_CLK_ROM >>>
- 15,18,25 SPI_SI_ROM >>>
- 18 SPI_CS_ROM_N2 <<<
- 17,26,61,63,66,76 PLTRST#_CPU >>>
- 17,24,40 PM_SLP_S0# >>>
- 20 PIRQ# <<<
- 18 TPM_SPI_IRQ# <<<



R9133/R9132/R9138		
TPU TYPE	CNL(16M+8M)	WHL(16M)
BOLT_TPM	64.33R05.6DL	64.49R95.6DL
BOLT_L (non TPM)	DY	DY

Vinafix.com

for DELL only

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Print

Size
A3

Document Number

Jedi15"/17" WHL-U

Rev

A00

Date: Tuesday, January 08, 2019

Sheet 92 of 106

Vinafix.com

for DELL only

(Blanking)

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)	
Size	Document Number	Rev		
A3	Jedi15"/17" WHL-U	A00		
Date:	Tuesday, January 08, 2019	Sheet	93	of 106

Vinafix.com

for DELL only
(Blanking)

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)	
Size	Document Number		Rev	
A3	Jedi15"/17" WHL-U		A00	
Date:	Tuesday, January 08, 2019	Sheet	94	of 106

Vinafix.com

for DELL only

(Blanking)

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			(Reserved)	
Size	Document Number		Rev	
A3	Jedi15"/17" WHL-U		A00	
Date:	Tuesday, January 08, 2019	Sheet	95	of 106

Vinafix.com

for DELL only
(Blanking)

Jedi UMA/DIS 2IN1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			(Reserved)	
Size	Document Number	Rev		
A3	Jedi15"/17" WHL-U	A00		
Date:	Tuesday, January 08, 2019	Sheet	96	of 106

Vinafix.com

for DELL only

(Blanking)

Jedi UMA/DIS 2IN1


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS Switch			
Size	Document Number		Rev
A3	Jedi15"/17" WHL-U		A00
Date:	Tuesday, January 08, 2019		Sheet 97 of 106

Vinafix.com

for DELL only

(Blanking)


Jedi UMA/DIS 2IN1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT Switch			
Size	Document Number		Rev
A3	Jedi15"/17" WHL-U		A00
Date:	Tuesday, January 08, 2019	Sheet	98 of 106

Main Func = Debug (MIPI)


for DEFL only

CLK Block Diagram




Jed15/17" WBL-U

KBC SMBus Block Diagram




Thermal Block Diagram

Vinafix.com



Audio Block Diagram



Vinafix.com

for DELL only

Jedi UMA/DIS 2IN1



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SIP connector

Size
A

Document Number

Jedi15"/17" WHL-U

Rev

A00

Date: Tuesday, January 08, 2019

Sheet 106 of 106